Abstract-In this paper, we address the epilayer design of the bipolar transistor using the one-dimensional (1-D) mixed-level simulator MAIDS (microwave active integral device simulator). MAIDS facilitates simulation of the electrical behavior of bipolar (hetero) junction transistors with various doping profiles and under different signal conditions in a realistic circuit environment. MAIDS as implemented within Hewlett Packard's microwave design system is a useful and promising tool in the development of bipolar transistors for large-signal conditions. Using MAIDS, we have identified the dominant bipolar transistor distortion sources with respect to the biasing conditions. Simulation results are compared with small-and large-signal measurements for the BFQ135 transistor, which has been developed for cable television (CATV) applications. By analyzing the measured and simulated data, we have developed an optimum epilayer design map for third-order intermodulation distortion that has proven to be particularly useful in the epilayer dimensioning of transistors for CATV applications.
I. INTRODUCTION system (MDS). This combination facilitates accurate device simulation in an advanced circuit design environment. Following an introduction, MAIDS is used to identify three dominant sources of intermodulation distortion in bipolar transistors operated under class A bias conditions. Each of these distortion sources is shown to dominate in a specific region of the ) characteristic. Based on this information, the optimum bias conditions for a given arbitrary epilayer structure can be identified. With this knowledge, an epilayer design chart yielding optimum epilayer dope and width for minimum third-order intermodulation distortion (maximum third-order interception point IP3) at a given collector-emitter voltage has been developed.
II. THE MDS IMPLEMENTATION OF MAIDS
We have chosen the one-dimensional (1-D) Si-SiGe bipolar device simulator HETRAP (developed at Philips Research) as a starting point for an implementation in MDS; at a later stage the core of the simulator was replaced by an extended version of the amorphous semiconductor analysis (ASA) program code [8] , which has a more general structure and offers improved convergence at very high drive levels. The device simulator is used for calculating current and charge functions for the circuit elements of Fig. 1 . All current and charge functions are calculated using the actual port voltages. The time dependence of the nonlinear devices is taken into account by the MDS simulator. The electrical implementation used for the intrinsic device is given in Fig. 1 . External elements including series resistors, inductors, shunt capacitors, and other circuit elements can be easily added (Fig. 2) . MAIDS has been successfully 0018-9200/99$10.00 © 1999 IEEE applied in the large-signal design of complete RF amplifier modules (with eight transistors).
III. CALCULATION OF THE CURRENTS AND CHARGES
The procedure employed to find the currents solves the Poisson and continuity equations using the user-specified doping profile (Fig. 3 ) and the applied voltages as input. Based on the specified doping profile, the variable stepsize generator automatically chooses a smoothly varying stepsize distribution. Various quantities like the electric field, mobility, current densities, recombination, and generation are calculated and can be accessed within the MDS program. The currents and are found by multiplying the calculated current densities by the transistor area.
The charge functions and are based on the electron distribution. Base charge partitioning is used to split the base emitter and base collector charges over the junctions at high frequencies in conformance with the base doping profile and the current drive level [9] . The method proposed in [9] introduces weighting functions (FE and FC). The charge functions are then given by (1) with (2) and (3) Note that the sum of the weighting functions . The capacitance functions are calculated by taking the numeric derivative of the charges with respect to the nodal voltages.
IV. IMPLEMENTATION OF THE AVALANCHE EFFECT
The avalanche current is calculated as , in which is the avalanche multiplication factor, calculated including the effect of the electron energy relaxation length . This phenomenon is important for devices with a narrow peak in the electric field distribution. Reference [10] gives a suitable formulation of the effective electrical field with the energy relaxation length taken into account. This effective field can be calculated by performing postprocessing on the numerical solution found for the Poisson and continuity equations, Therefore, once the electric field is known, we can calculate 
V. BASE RESISTANCE
The nonlinear base resistance is modeled by a voltagecontrolled nonlinear current source whose formulation is equivalent to that of the Mextram model [11] , with the resistivity directly calculated from the internal device simulator data including conductivity modulation. The formulation of also includes current crowding and is given by (6) with (7) and (8) VI. IMPLEMENTATION ASPECTS The program structure has been optimized for speed during transient and harmonic balance simulations by using the previous solution as a starting guess. This approach is very robust for small voltage steps; when the voltage steps become too large, intermediate voltage steps are used. The circuit simulator will on occasion supply the device simulator-based element excessive voltage values during the Kirchoff current law iteration. These voltages (e.g., 5 V) lead to numerical problems and consequently to floating-point errors.
To overcome these difficulties, the current and charge functions are linearly continued beyond a user-specified junction voltage. The principle of this linear continuation is as follows. When one or both junction voltages exceed a given minimum or maximum, the voltages will be truncated to their maximum or minimum value before parsing them to the device simulator. Based on these voltages, the device simulator will calculate the main functions and their derivatives, which will be used for extrapolation of the main functions. The derivatives will be passed unchanged to the circuit simulator. As an example, the base current may be expressed as (9) This approach leads to a robust solution for dealing with high voltages during the iterations while avoiding convergence problems.
VII. THE ELECTRICAL REPRESENTATION
MAIDS is implemented in MDS in a manner analogous to the Gummel-Poon or Mextram model implementations. This implies the use of a model block to define the doping profile and all the material parameters for a given transistor type. Instances (symbols) are used to specify the location of the device in a circuit. Using this method, several MAIDS transistors can be combined in the same circuit.
To model lateral variation in current densities and potential over the transistor, quasi-two-dimensional (2-D) approximations have to be used to include these effects. By combining two 1-D elements with the appropriate area ratio, the influence of the extrinsic region (the nonlinear external base-collector capacitance) can be easily included. By coupling several 1-D device models via their internal base node, distributed 2-D and three-dimensional (3-D) effects like emitter current crowding can be approximated [12] , [13] . This strategy yields robust convergence and results in an enormous saving in computational effort with respect to the time-consuming transient solution characteristics of full 2-D device simulators. Current spreading in the epilayer cannot, however, be modeled using this approach. The accuracy of simulation results is therefore limited for situations where current spreading in the epilayer is dominant. Nevertheless, MAIDS clearly identifies trends in transistor doping profile engineering for low distortion. For bipolar transistor amplifiers operating in class A, it turns out that the highest linearity is achieved for biasing where current spreading in the epilayer is basically absent. Optimum IP3 performance can then be accurately predicted.
In the rest of this paper, we will use, for reasons of simplicity, a single 1-D element with additional external circuit elements for the modeling of the parasitics (Fig. 2) .
VIII. USING MAIDS FOR LARGE-SIGNAL TRANSISTOR DESIGN
The use of MAIDS to improve intermodulation distortion in bipolar transistors is now considered. We focus on Philips' BFQ135 transistor, which has been developed for cable television (CATV) applications. Realistic drive and circuit conditions are assured by using the datasheet intermodulation reference circuit given in Fig. 4 . Initially, we carry out verification of our tool. We then identify the dominant bipolar transistor distortion sources with respect to the biasing conditions. By analyzing the measured and simulated data, we are able to reach some conclusions with respect to third-order intermodulation distortion in bipolar transistors under class-A bias conditions at high current levels.
IX. VERIFICATION OF MAIDS USING SMALL-
AND LARGE-SIGNAL MEASUREMENTS For a 1-D intrinsic device, we have compared the computed MAIDS currents and capacitances with data using the 1-D option in the 2-D device simulator Medici [14] and found an agreement within a few percent. We have also measured and computed the small-and large-signal properties of the Philips BFQ135 intermodulation reference circuit (Fig. 4) . 
A. Small Signal
The measured and simulated -parameters of the BFQ135 transistor are plotted in Fig. 5 . The reference circuit is intended for use up to 500 MHz. However, measurements to 3 GHz have been taken in order to provide verification data required for the modeling of the distortion behavior, including the influence of higher harmonics. The measured and simulated -parameters are in good agreement up to 1.8 GHz. Above 1.8 GHz, results begin to diverge.
B. Large Signal
Two-tone distortion measurements have been performed using a spectrum analyzer: by measuring the spectral components, the output third-order intercept point can be constructed. IP3 is also simulated as a function of the bias current for several external collector voltages (Fig. 6) . MAIDS, although strictly 1-D in this case, proved able to predict accurately the level of distortion as a function of and but failed (due to its 1-D nature) to predict the influence of current spreading in the epilayer, which results in a steeper decline of IP3 versus (Fig. 6 ). This phenomenon can be explained by considering the current distribution in the epilayer for an increasing current level, using the 2-D device simulator Medici. A study of internal device conditions has shown that for a depleted epilayer, significant current spreading only starts when the base widens in quasi-saturation. Note, however, that from a design point of view, we are mostly interested in achieving the highest possible IP3, and this point is accurately predicted by the 1-D device simulator MAIDS.
X. INTERMODULATION DISTORTION AND OPTIMUM BIAS CONDITIONS
To gain more insight into the biasing conditions with respect to IP3 for class A, we have mapped the results of Fig. 6 on the ) characteristics in Fig. 7 as lines of constant IP3. The onset of quasi-saturation (q.s.) and avalanche are indicated by dashed lines. Clearly, both the quasi-saturation region and the avalanche region are nonlinear regions, of little use for normal device operation. A study of the internal electric field has shown that optimum IP3 performance is found when the epilayer is fully depleted, the device is still far from the onset of q.s., and avalanche current generation is still very weak. These conclusions are in agreement with and extend the results found in [3] , [4] , and [15] .
Mathematically, one can show that in a device, represented in MAIDS by the equivalent circuit of Fig. 1 , nonlinear distortion is related to the variation of the partial derivatives of the current and charge functions along the load line. By concentrating on these partial derivatives, we have identified three major sources of distortion: 1) exponential distortion ( ): dominant at lower current levels (see Fig. 7 ) and the rising part of the curves in Fig. 6 ; 2) nonlinear behavior of the base-collector capacitance ( ): dominant at lower base-collector voltages and/or at higher current levels; its importance increases with frequency; 3) nonlinear behavior of the avalanche effect, represented by the transconductance ( ): dominant at higher base-collector voltages. The influence of the nonlinear base resistance is of minor importance.
From the above, we conclude that should be as high as possible for a more constant behavior of (fully depleted epilayer). This is opposite to the avalanche effect, which requires a low . Consequently, the optimum IP3 bias condition for requires a compromise between distortion sources (2) and (3). In practice, this is close to the point where the voltage and current swing along the load line yields a minimum variation in base-collector susceptance and conductance. Due to the opposite dependency and the compromise between these distortion sources, the optimum bias point for IP3 is found close to the point where ( ), provided that the collector current is sufficiently high that distortion source (1) no longer dominates (see Fig. 7 ). To verify the above, we have chosen a fictitious device structure with the epilayer parameters cm and m. For this device, we have calculated and over the entire plane, using MAIDS. Since we are only interested in the variation of and , we calculate the total differential and eliminate ). Doing so, we obtain (10) Plotting lines of constant and using (10) (Fig. 8 ) and comparing results with lines of constant IP3 calculated using MAIDS with harmonic balance (Fig. 9) , the highest IP3 is found for the bias region yielding the lowest variation in and . To support this result even further, we have repeated the experiment for the same structure but now with the epilayer dope set to . Comparing Figs. 10 and 11, the correlation becomes even more evident. Note that the effect of the exponential behavior is not taken into account in Figs. 8 and 10 .
It is clear that the exponential distortion (1) is almost completely determined by the level of the collector bias current, while the distortion sources (2) and (3) are strongly influenced by the epilayer design. Furthermore, the nonlinear behavior of the base-collector capacitance can be reduced by highly doping the base and buried layer using steep edges.
With increasing frequency, the limitation on maximum IP3 is determined by the variation in the base-collector capacitance . Assuming a constant doping profile, the optimum bias condition will shift to higher base-collector voltages, up to the point where a new balance is found for the distortion caused by avalanche and the distortion caused by the nonlinear behavior of . At lower frequencies is less constrained, so that a higher IP3 can be achieved.
XI. OPTIMIZATION OF THE BFQ135 PROFILE
Based on the above, we conclude that, in general, optimum bias conditions are found at higher current levels in combination with a fully depleted epilayer. Consequently, each specific collector-emitter voltage bias is associated with a unique optimum dimension of the epilayer. To investigate this, we have parameterized the collector doping profile of the Philips-developed BFQ135 transistor. The BFP135 has been experimentally optimized over a period of years for use in CATV applications. In our parameter sweep, we will change the effective epilayer width ( ) and doping ( ) as indicated in Fig. 12 .
Using MAIDS, we have swept the epilayer width ( ,
and the epilayer dope ( and cm ) for each bias condition. By plotting lines of constant IP3, the optimal epilayer dimensions can be found for a given bias condition. In Fig. 13 , lines of constant IP3 are plotted as a function of and for the optimum bias conditions V and mA. In this particular example, the maximum IP3 is found for m and cm ; however, this maximum for IP3 lies beyond the % avalanche current generation limit and is therefore (due to significant cancellation effects) of limited use. The optimum dimensioning of the epilayer in this case is in fact close to the avalanche boundary. Since the IP3 does not vary significantly along the avalanche boundary (less than 2 dBm), the optimum epilayer design is given by a line rather than by a point (Fig. 13) . We can repeat this procedure for different bias conditions and find a global epilayer design optimum for each collector-emitter voltage. The corresponding simulation results are combined into a single epilayer design graph (Fig. 14) . The highest IP3 values tend to be found in the central region. The optimum IP3 for the intermodulation reference circuit is in the range of 40-42 dBm for different collector voltage conditions and appears to be relatively independent of the collector voltage.
As can be seen in Fig. 7 , the optimum IP3 biasing for the BFQ135 is V and mA, resulting in an IP3 of 42 dBm (Fig. 6) . The epilayer parameters of the BFQ135, m and cm , are located in the optimum IP3 design area as indicated in Fig. 14 , verifying that our numerical optimization matches with the experimental optimization of the BFQ135 doping profile. Additional transistor data can be found in [3] and [4] .
XII. DISCUSSION AND CONCLUSIONS With the implementation of MAIDS in MDS, the nonlinear circuit behavior of transistors, defined in terms of their doping profile, can be computed. By minimizing the calculation time, implementing automatic mesh generation and taking additional measures to ensure robust convergence, an easy to use, flexible modeling element has been created. This element not only facilitates increasing insight into the nonlinear behavior of a transistor but also opens a route to the automatic optimization of the doping profile with respect to various circuit specifications. Mixed-level simulator results have been compared with small-and large-signal measurements for the Philips BFQ135 intermodulation reference circuit and found to be in good agreement. The average calculation time for the thirdorder intercept point at each bias condition was five minutes on a HP9000/735/99 workstation. Optimum IP3 performance requires full depletion of the epilayer and device operation far from the onset of q.s., with very weak avalanche current generation and under relatively high collector current conditions. Complete depletion of the epilayer has as a consequence that each specific collector-emitter voltage requires a unique set of epilayer dimensions for optimum IP3. With the mixedlevel simulator MAIDS, an epilayer design map has been developed that works out to be particularly useful in the epilayer dimensioning of transistors in ultra-high-frequency CATV applications.
